

COMPUTER ORGANIZATION AND MICROPROCESSOR (IT304PC)

COURSE PLANNER

I. COURSE OVERVIEW:

The course has been designed to introduce fundamental principles of Computer Organization and Microprocessor. The students completing this course will understand basic of Computer Organization and Microprocessor, including CPU,ALU,Control Unit,Memory hierarchy, Computer performance,pipelining, Instruction Set and addressing modes of 8086 and Assembly programming of 8086. Finally, students will gain experience in learning concepts of Computer Organization and Programing of 8086 microprocessor

II. PREREQUISITS:

- 1. Computer and C Programming
- 2. Basic Electronics and logic design

III. COURSE OBJECTIVES:

1.	To understand basic components of computers.
2.	To understand the architecture of 8086 processor.
3.	To understand the instruction sets, instruction formats and various addressing modes of 8086.
4.	To understand the representation of data at the machine level and how computations are performed at machine level.
5.	To understand the memory organization and I/O organization.
6.	To understand the parallelism both in terms of single and multiple processors.

IV. COURSE OUTCOMES:

S.No.	Description	Bloom's Taxonomy
		Level
1.	Able to understand the basic components and the design of CPU, ALU and Control Unit.	Knowledge, Understand (Level1, Level2)
2.	Ability to understand memory hierarchy and its impact on computer cost/performance.	Apply, Create (Level 3, Level 5)

	3.	Ability to understand the advantage of instruction level	Analyze (Level 4)
		parallelism and pipelining for high performance	
		Processor design	
ŀ	4.	Ability to understand the instruction set, instruction	Knowledge, Understand
		formats and addressing modes of 8086.	(Level3, Level4)
	5.	Ability to write assembly language programs to solve problems.	Analyze (Level 4)

V. HOW PROGRAM OUTCOMES ARE ASSESSED:

	Program Outcomes (PO)	Level	Proficiency assessed by
PO1	Engineering Knowledge : Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.	3	Assignments
PO2	Problem Analysis: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.	2	Examples
PO3	Design/ Development of Solutions : Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.	3	Assignments, Exercises
PO4	Conduct Investigations of Complex Problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.	-	-
PO5	Modern Tool Usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an Understand of the limitations.	-	-
PO6	The Engineer and Society : Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities	-	-

		25	
	Program Outcomes (PO)	Level	Proficiency assessed by
	relevant to the professional engineering practice.		
PO7	Environment and Sustainability : Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.	-	-
PO8	Ethics : Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.	-	-
PO9	Individual and Team Work : Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.	1	Oral Discussions
PO10	Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.	2	Document Preparation, Presentation
PO11	Project management and finance : Demonstrate knowledge and Understand of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.	3	Assignments
PO12	Life-Long Learning : Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.	2	Assignments

1: Slight (Low) 2: Moderate (Medium) 3: Substantial (High) -: None

VI. HOW PROGRAM SPECIFIC OUTCOMES ARE ASSESSED:

	Program Specific Outcomes	Level	Proficiency assessed by
PSO 1	Foundation of Mathematical Concepts: To use	2	Lectures,
	mathematical methodologies to crack problem using suitable		Assignments

1
JE BASED EQUICATION

	mathematical analysis, data structure and suitable algorithm.		
	Foundation of Computer System: The ability to interpret		
PSO 2	the fundamental concepts and methodology of computer	1	Tutorials
	systems. Students can understand the functionality of		Tutoriais
	hardware and software aspects of computer systems.		
	Foundations of Software Development: The ability to		
	grasp the software development life cycle and methodologies		
PSO 3	of software systems. Possess competent skills and knowledge	-	
	of software design process. Familiarity and practical		-
	proficiency with a broad area of programming concepts and		
	provide new ideas and innovations towards research.		

1: Slight (Low) 2: Moderate (Medium) 3: Substantial (High) -: None

VII. SYLLABUS:

UNIT - I

Digital Computers: Introduction, Block diagram of Digital Computer, Definition of Computer Organization, Computer Design and Computer Architecture.

Basic Computer Organization and Design: Instruction codes, Computer Registers, Computer instructions, Timing and Control, Instruction cycle, Memory Reference Instructions, Input – Output and Interrupt, Complete Computer Description.

Micro Programmed Control: Control memory, Address sequencing, micro program example, design of control unit.

UNIT - II

Central Processing Unit: The 8086 Processor Architecture, Register organization, Physical memory organization, General Bus Operation, I/O Addressing Capability, Special Processor Activities, Minimum and Maximum mode system and timings.

8086 Instruction Set and Assembler Directives-Machine language instruction formats, Addressing

modes, Instruction set of 8086, Assembler directives and operators.

UNIT - III

Assembly Language Programming with 8086- Machine level programs, Machine coding the programs, Programming with an assembler, Assembly Language example programs. Stack structure

of 8086, Interrupts and Interrupt service routines, Interrupt cycle of 8086, Interrupt programming,

Passing parameters to procedures, Macros, Timings and Delays.

UNIT - IV

Computer Arithmetic: Introduction, Addition and Subtraction, Multiplication Algorithms, Division

Algorithms, Floating - point Arithmetic operations.

Input-Output Organization: Peripheral Devices, Input-Output Interface, Asynchronous data transfer, Modes of Transfer, Priority Interrupt, Direct memory Access, Input –Output Processor (IOP),Intel 8089 IOP.

UNIT - V



Memory Organization: Memory Hierarchy, Main Memory, Auxiliary memory, Associate Memory,

Cache Memory.

Pipeline and Vector Processing: Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction

Pipeline, RISC Pipeline, Vector Processing, Array Processors.

TEXT BOOKS:

- 1. Computer System Architecture, M. Moris Mano, Third Edition, Pearson. (UNIST-I, IV, V)
- 2. Advanced Microprocessors and Peripherals, K M Bhurchandi, A.K Ray ,3rd edition, McGraw Hill India Education Private Ltd. (UNITS II, III).

REFERENCE BOOKS:

- 1. Microprocessors and Interfacing, D V Hall, SSSP Rao, 3rd edition, McGraw Hill India Education Private Ltd.
- 2. Carl Hamacher, Zvonko Vranesic, Safwat Zaky: Computer Organization, 5th Edition, Tata McGraw Hill, 2002
- 3. Computer Organization and Architecture, William Stallings, 9th Edition, Pearson.
- 4. David A. Patterson, John L. Hennessy: Computer Organization and Design The Hardware / Software Interface ARM Edition, 4th Edition, Elsevier, 2009.

GATE SYLLABUS: Microprocessor:

Architecture of 8086, Instruction Set and 8086 Programming

VIII. COURSE PLAN (WEEK-WISE):

Session	Week	Unit	Topics	Link for PPT	Link for PDF	Course Learning Outcomes	Teaching Methodology	Reference
1			Unit-I: Introduction,Bl ock Diagram Of Digital Computer	KeiSCEMVs	KeiSCEMVs	Know the working of digital computer	Chalk and Talk	T1, T2
2	1	1	Definition of Computer Organization, Computer Design and Computer Architecture.	https://drive.google.com/folderview?id=1fufKeiSCEMV 65MlGzC7HBIamaEQk3Vq	https://drive.google.com/folderview?id=1fufKeiSCEMVs 65MlGzC7HBIamaEQk3Vq	Understand computer design and architecture	Chalk and Talk	T1, T2
3			Basic Computer Organization and Design:	ve.google.com. 65MIGzC	ve.google.com. 65MIGzC	Know basics of computer Organizatio n.	Chalk and Talk	T1, T2
4			Instruction codes, Computer Registers,	https://dri	https://dri	Understand concepts instruction	Chalk and Talk	T1, T2

						MANAGEM PROSECUTION	2					
			Computer instructions			codes, Computer Registers, Computer instructions						
5		2	Timing and Control, Instruction cycle,			Understand Timing and Control, Instruction cycle,	Chalk and Talk	T1, T2				
6	2		Memory Reference Instructions, Input – Output and Interrupt	folderview?id=1fufKeiSCEMVs65MlGzC7HBIamaEQk3Vq	folderview?id=1fufKeiSCEMVs65MIGzC7HBIamaEQk3Vq	Know about Memory Reference Instructions, Input – Output and Interrupt	Chalk and Talk	T1, T2				
7			Complete Computer Description.	Understand Complete Computer Side Description.	Discus sion	T1, T2						
8			Micro Programmed Control: Control memory	:IfufKeiSCEM	:1fufKeiSCEM	Understand Control memory.	Chalk and Talk	T1, T2				
9							Address sequencing	erview?id=	erview?id=	Understand Address sequencing	Chalk and Talk	T1, T2
10			micro program example, design	ogle.com/fold	ogle.com/fold	Understand micro program example, design	Chalk and Talk	T1, T2				
11	3		Unit-II Central Processing Unit	https://drive.google.com/	https://drive.google.com/	Explain working of CPU	Chalk and Talk, PPTs	T1, T2				
12			The 8086 Processor Architecture	THE PARTY OF THE P	htt	Understand The Architecture of 8086 Architecture	Chalk and Talk, PPTs	T1, T2				

					ASPARTING VALUE BASIC COUCATION	\$	
			Darietan		Understand	Chalk	TP:1
13			Register		Register	and	T1,
			organization		organization	Talk,	T2
					of 8086	PPTs	
					Understand	C1 11-	
	4		Physical		Physical	Chalk	7034
14			memory		memory	and	T1,
			organization		Organizatio	Talk,	T2
			organization		n of 8086	PPTs	
15			Revesion		11 01 0000		
16			Mock Test-I			G1 11	
					Understand	Chalk	
17			General Bus		the basics of	and	T1 ,
17			Operation	ol	General Bus	Talk,	T2
				<u>X</u>	Operation	PPTs	
					Study I/O	Chalk	
			I/O Addressing	$\widecheck{\Xi}$	Addressing	and	T1,
18			Capability	ma	Capability	Talk,	T2
			Сирионку		Cupuomity	PPTs	
					Learn	Chalk	
	_		Special				70:1
19	5		Processor)ZĮ	Special	and	T1,
			Activities		Processor	Talk,	T2
				<u>51</u>	Activities	PPTs	
				98/	Study		
			Minimum		Minimum	Challe	
				<u>ā</u>	and	Chalk	- TO-4
20			and Maximum	$\frac{8}{2}$	Maximum	and	T1 ,
			mode system	<u>ē</u>	mode	Talk,	T2
			and timings.	<u> </u>	system and	PPTs	
		2		<u>11</u>	_		
21			Duides Class	<u>-</u>	timings.		
21			Bridge Class	<u> </u>	Minimum		
			3.61	ie.			
			Minimum	erv V	and	Chalk	
22			and Maximum	<u>19</u>	Maximum	and	T1 ,
			mode system	//fc	mode	Talk	T2
			and timings.		system and	laik	
					timings.		
	6		8086	<u> </u>	Understand	DDT	
			Instruction Set		8086	PPTs,	T1,
23			and Assembler	<u>6.9</u>	Instruction	discus	T2
			Directives-	riy X	III UCUUII	sions	
				https://drive.google.com/folderview?id=1fufKeiSCEMVs65MlGzC7HBIamaEQk3Vq	Study	Chalk	
24			Machine	<u>sc</u>	Machine Machine		T1 ,
24			language	htt		and	T2
				, and the second	language	Talk	
	_		instruction		Study	Chalk	T1,
25	7		formats		instruction	and	T2,
			1011111111		formats	Talk	R1

				Annue au milional	3	
				Understand	Chalk	T1,
26			Addressing	Addressing	and	T2,
20			Modes	Modes of	Talk,	R1
				8086	PPTs	KI
			Instruction set	Study		
27			of 8086,	Instruction		
			01 8080,	set of 8086,		
			Instruction set	Study	Chalk	T1,
28			of 8086,	Instruction	and	T2
			01 8080,	set of 8086,	Talk	12
			Instruction set	Study	Chalk	T1,
29			of 8086,	Instruction	and	T2
			01 8080,	set of 8086,	Talk	14
				Understand		
			Assembler	Assembler	Chalk	Т1
30			directives and	directives	and	T1,
			operators.	and	Talk,	T2
			•	operators.		
			Unit-III	Learn		
	8		Assembly	Assembly		
			Language	Language	Chalk	707.4
31			Programming	Programmin	and	T1,
			with 8086-	g with 8086	Talk,	T2
			Machine level	g waar cooc	1 00211,	
			programs			
			Pro Branco	Understand		
			Machine level	Machine	Chalk	
32			programs	level	and	
		3		programs	Talk,	
				Understand		
			Programming	Chacistana	Chalk	
33			with an	Programmin	and	T1 ,
			assembler,	g with an	Talk,	T2
			assembler,	assembler,	PPTs	
				Understand		
			Assembly	Assembly	Chalk	
34			Language	Language	and	T1,
) 4	9		example	example	Talk,	T2
			programs.		PPTs	
				programs.		
			Assembly	Understand	Chalk	
25			Language	Assembly	and	T1,
35			example	Language	Talk,	T2
			programs	example	PPTs	
2.5				programs		
36			I Mid Examination	ons (Week 9)		

						Special and a second a second and a second a	2	
						Understand	Chalk	
25			Stack structure			Stack	and	T1,
37			of 8086			Structure of	Talk,	T2
			01 0000			8086	PPTs	12
						Understand	1113	
							Challe	
			Interrupts and			Interrupts	Chalk	7 01
38			Interrupt service			and	and	T1,
			routines			Interrupt	Talk,	T2
				ر ا	ر ا	service	PPTs	
	10			38	38	routines.		
				ŏ	ď	Understand	Chalk	
39		3	Interrupt cycle	$\overline{^{a}E}$	$a \to E$	Interrupt	and	T1,
39		3	of 8086	am .	<u>u</u>	cycle of	Talk,	T2
				<u>BI</u> 8	<u>BI8</u>	8086.	PPTs	
				Ξ		Understand	~· ··	
			_	com/folderview?id=1fufKeiSCEMVs65MlGzC7HBIamaEQk3Vq	com/folderview?id=1fufKeiSCEMVs65MlGzC7HBIamaEQk3Vq	and Learn	Chalk	
40			Interrupt	\overline{G}	$\frac{1}{2}$	Interrupt	and	T1,
10			programming	$\overline{f Z}$	lacksquare	programmin	Talk,	T2
				65	65		PPTs	
				\sim	\sim	g. Understand		
			Deseine	$\overline{\mathbf{M}}$	$\overline{\mathbf{M}}$			
4.1			Passing			Passing		
41			parameters to	eiS	eiS	parameters		
			procedures	(K	<u>K</u>	to		
				fu	Į į	procedures		
			Macros,	Ţ	Ţ.	Understand	Chalk	
42			Timings and	<u>?ic</u>	7.10	Macros,	and	T1 ,
72			Delays.	ew W	e &	Timings and	Talk,	T2
			Delays.	rvi	<u>[Z</u>	Delays.	PPTs	
	11		Unit-IV	lde	lde	Understand		
	11		Computer	(<u>fo</u>	<u>fo</u>	Computer	Chalk	
4.0			Arithmetic:	<u>m</u>	<u>m</u>	Arithmetic	and	T1,
43			Introduction		3		Talk,	T2
				gle	gle		PPTs	1.2
				O O	0		1110	
				https://drive.google.	https://drive.google.			
		4		riv.	Liv.	Understand	Chalk	
44		4	Addition and	<u> </u>	<u> </u>	Addition	and	T1,
44			Subtraction		DS:		Talk,	T2
				htt.	l litt	and	PPTs	
						Subtraction		
						Understand		
45			Addition and			Addition		
			Subtraction			and		
	12					Subtraction		
	1,2					Understand	Chalk	
10			Multiplication			Multiplicati	and	T1,
46			Algorithms			on	Talk,	T2
						Algorithms	PPTs	
L	<u> </u>					1 0	1	

				A CONTRACTOR OF THE PROPERTY O	3	
				Understand		
47		Division		Division	and	T1,
4/		Algorithms		Algorithms	Talk,	T2
				and Floating	PPTs	
		Electine maint		point	Chalk	
40		Floating - point		arithmetic	and	T1,
48		Arithmetic		operations	Talk,	T2
		operations			PPTs	
			ol	Study	C1 11	
			<u> </u>	Input-	Chalk	TD4
49		Input-Output	×	Output	and	T1,
		Organization	$\widetilde{\Theta}$	Organizatio	Talk,	T2
			<u>ma</u>	n a samulation	PPTs	
			$\frac{3Ia}{}$	Understand		
			https://drive.google.com/folderview?id=1fufKeiSCEMVs65MlGzC7HBIamaEQk3Vq	Peripheral	Chalk	
		Peripheral	<u>5</u>	Devices,	and	T1,
50		Devices, Input-	$\overline{\mathrm{G}}$	Input-	Talk,	T2
	13	Output Interface	Ξ	Output	PPTs	14
	13		<u>65</u>	Interface	11.18	
			\mathbf{S}	Understand	Chalk	
		A armahmanaya	$\sum_{i=1}^{m}$			Т1
51		Asynchronous		Asynchron	and	T1,
		data transfer	e: Si	ous data	/	T2
			¥	transfer	PPTs	
		3.5.1.0	1120	Understand		
52		Modes of		Modes of		
		Transfer	v?i.	Transfer	Talk,	
			iev		PPTs	
		Priority	<u>erv</u>	Understand		
53		Interrupt, Direct	<u>bld</u>	Priority	and	T1,
		memory	<u>7/f</u>	Interrupt,	Talk,	T2
		Access,		Direct	PPTs	
			<u> e.c</u>	memory		
			<u> </u>	Access.		
		Input –Output	Ö			
		Processor	<u>ve.</u>	Understand	Chalk	
		(IOP),Intel	dri	Input –	and	T1,
54	14	8089	<u>//:s</u>	Output	Talk,	T1,
	14		itt Tibi	Processor	· · · · · ·	14
		IOP.	ᅽ	(IOP),Intel	PPTs	
				8089		
				IOP.		
		<u>Unit-V</u> :		Study		
		Memory		Memory	Chalk	
55		Organization:		Organization	and	T1,
		Memory		n: Memory	Talk,	T2
		_			PPTs	
		Hierarchy,		Hierarchy,		

						ASPARTING VALUE BASSIC COUCASION	3	
			Main Memory			Main		
			Auxiliary			Memory		
~ ~			memory,	=	-			
56			Associate	\triangleright	\triangleright			
			Memory,	<u>\times_{\times} \equiv \tag{\tag{2}} \equiv \tag{2}</u>				
57			Cache Memory.	Ξ	H			
-				ma	ma	Understand		
			Pipeline and	3Ia	3Ia	Pipeline		
58			Vector			and Vector		
			Processing	C C	C C	Processing		
				$\ddot{\mathrm{G}}$	m CZ	Understand	Chalk	
	16		Parallel	Ξ	\blacksquare	Parallel	and	T1,
59	10		Processing	65	65	Processing	Talk,	T2
			Troccssing	\geq	\sim	Troccssing	PPTs	12
				m N		Understand	Chalk	
			Pipelining,	, j		Pipelining,	and	T1,
60			Arithmetic	eiß	eik	Arithmetic	Talk,	T2
			Pipeline	if X	if X	Pipeline.	PPTs	12
				<u>11</u>	11fr	Understand	Chalk	
			Instruction	<u>=</u>	-	Instruction	and	T1,
61				×.?	×?;			/
			Pipeline	7iev	i.	Pipeline.	Talk,	T2
		5		erv	ery		PPTs	
				<u>010</u>	old	G. I. DIGG	Chalk	TD:1
62			RISC Pipeline	n/f	n/f	Study RISC	and	T1,
			1	201	201	Pipeline	Talk,	T2
	4.5			<u>le.</u>	<u>le.</u>	G. I	PPTs	
	17		Vector	<u>80</u>	<u> </u>	Study		
			Processing,) Sign	Og	Vector		
63			Array	ive	ive	Processing,		
			Processors	<u>/dr</u>	/ <u>dr</u>	Array		
				https://drive.google.com/folderview?id=1fufKeiSCEMVs65MlGzC7HBIamaEQk3Vq	https://drive.google.com/folderview?id=1fufKeiSCEMVs65MlGzC7HBIamaEQk3Vq	Processors		
						Revise		T1,
64			Revision	 1		above	PPTs	T2
						topics.		1.4
			II Mid Examinat	ions (Week 18)				

IX. MAPPING COURSE OUTCOMES LEADING TO THE ACHIEVEMENT OF PROGRAM OUTCOMES AND PROGRAM SPECIFIC OUTCOMES:

Course Outcomes					Prog	gram	Outco	omes					Program Specific Outcomes		
	P01	P02	P03	P04	PO5	P06	P07	PO8	PO9	PO10	P011	P012	PSO1	PSO2	PSO3
CO1	2	1	1	-	-	-	-	-	-	1	-	-	2	1	1

												20		3	
CO2	2	2	1	-	-	-	-	-	ı	1	2	1	1	2	2
CO3	3	2	3	-	-	-	-	-	-	1	1	2	1	3	2
CO4	1	1	3	-	-	-	-	-	-	-	2	2	2	3	2
CO5	3	2	3	-	-	-	-	-	-	2	3	-	3	2	3
Average	3	2	2. 5	ı	ı	1	ı	-	1	1	2	1	2	2	2
Average (Rounded)	3	2	3	ı	ı	1	ı	-	1	2	3	2	2	1	2

1: Slight (Low) 2: Moderate (Medium) 3: Substantial (High) -: None

X. JUSTIFICATIONS FOR CO-PO MAPPING:

Mapping	Low (1), Medium (2),	Justification					
	High(3)						
CO1-PO1	3	Students will be able to Students will be able to understand open circuited P-N junction.					
CO1-PO2	2	Students will be able to understand how the diode acts as rectifier and study the characteristics of rectifiers.					
CO1-PO3	3	Students will be able to understand the V-I characteristics of P-N junction.					
CO1-PO9	1	Students will be able to understand the temperature effects and diode resistance					
CO1-PO12	2	Know about drift and diffusion capacitances.					
CO1-PSO1	2	Students will be able to understand diode switching times.					
CO1-PSO2	2	Students will be able to understand the concept of breakdown in diodes and study the operation and characteristics of Zener diode.					
CO2-PO1	3	Students will be able to understand the operation, characteristics and applications of tunnel diode					
CO2-PO2	2	Students will be able to understand the operation, characteristics and applications of photo diode and LED.					
CO2-PO3	2	To explain clipping circuits and comparators.					
CO2-PO12	2	Students will be able to understand how the diode acts as rectifier and study the characteristics of rectifiers.					
CO2-PSO1	2	Students will be able to understand the general conditions for filters and study the rectifier with capacitor filter.					
CO3-PO1	3	To study the operation of transistor as an amplifier.					
CO3-PO2	2	To study the characteristics of CB,CE,CC configurations.					
CO3-PO3	3	Compare various configurations of transistors.					
CO3-PO10	2	Understand the concept of operating point and purpose of					



CO3-PO11 3 Study about bias compensation, thermal runaway and stability. CO4-PO1 3 Explain the operation of transistor at low frequencies. Explain the operation of CE amplifier, study its frequency response and gain bandwidth product. CO4-PO3 2 Understand the operation of RC coupled two cascaded CE and multistage CE amplifiers. CO4-PO10 1 Explain the operation of RC coupled two cascaded CE and multistage CE amplifiers. CO4-PO11 1 Students will be able to understand the operation, V-1 characteristics of JFET. CO4-PSO1 2 Students will be able to understand the operation, V-1 characteristics of MOSFFET. CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO1 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.					
thermal runaway and stability. CO4-PO1 3 Explain the operation of transistor at low frequencies. Explain the operation of CE amplifier, study its frequency response and gain bandwidth product. CO4-PO3 2 Understand the operation of RC coupled two cascaded CE and multistage CE amplifiers. CO4-PO10 1 Students will be able to understand the operation, V-I characteristics of JFET. CO4-PSO1 2 Students will be able to understand the operation, V-I characteristics of MOSFFET. CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO1 3 Students will be able to understand the EX-OR function. CO5-PO2 1 Students will be able to understand the EX-OR function. CO6-PO1 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO2 2 Students will be able to understand the EX-OR function. CO6-PO3 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO1 3 To design functions using universal gates. CO6-PO2 4 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.			biasing.		
CO4-PO1 3 Explain the operation of transistor at low frequencies. CO4-PO2 2 Explain the operation of CE amplifier, study its frequency response and gain bandwidth product. CO4-PO3 2 Understand the operation of emitter follower. CO4-PO10 2 Explain the operation of RC coupled two cascaded CE and multistage CE amplifiers. CO4-PO11 1 Students will be able to understand the operation, V-I characteristics of JFET. CO4-PSO1 2 Students will be able to understand the operation, V-I characteristics of MOSFFET. CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO1 3 Students will be able to understand the EX-OR function. CO5-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO3 PO11	3	Study about bias compensation,		
CO4-PO2 2 Explain the operation of CE amplifier, study its frequency response and gain bandwidth product. CO4-PO3 2 Understand the operation of emitter follower. CO4-PO10 2 Explain the operation of RC coupled two cascaded CE and multistage CE amplifiers. CO4-PO11 1 Students will be able to understand the operation, V-I characteristics of JFET. CO4-PSO1 2 Students will be able to understand the operation, V-I characteristics of MOSFFET. CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO1 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO1 3 To design functions using universal gates. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO3-1 O11	3	thermal runaway and stability.		
response and gain bandwidth product. CO4-PO3 2 Understand the operation of emitter follower. CO4-PO10 2 Explain the operation of RC coupled two cascaded CE and multistage CE amplifiers. CO4-PO11 1 Students will be able to understand the operation, V-I characteristics of JFET. CO4-PSO1 2 Students will be able to understand the operation, V-I characteristics of MOSFFET. CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO4-PO1	3	Explain the operation of transistor at low frequencies.		
response and gain bandwidth product. CO4-PO3 2 Understand the operation of emitter follower. CO4-PO10 2 Explain the operation of RC coupled two cascaded CE and multistage CE amplifiers. CO4-PO11 1 Students will be able to understand the operation, V-I characteristics of JFET. CO4-PSO1 2 Students will be able to understand the operation, V-I characteristics of MOSFFET. CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO1 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO4 PO2	2			
CO4-PO102Explain the operation of RC coupled two cascaded CE and multistage CE amplifiers.CO4-PO111Students will be able to understand the operation, V-I characteristics of JFET.CO4-PSO12Students will be able to understand the operation, V-I characteristics of MOSFFET.CO5-PO13Students will be able to understand the operation of low frequency CS and CD amplifiers.CO5-PO22Students will be able to understand the arithmetic operations carried by digital systems.CO5-PO33Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates.CO5-PO91Students will be able to understand the design and analysis of combinational logic circuits.CO5-PO113Students will be able to analyze the design of decoders, encoders and multiplexers.CO5-PSO21Students will be able to understand the EX-OR function.CO6-PO13To design functions using universal gates.CO6-PO22Students will be able to understand the design and analysis of sequential logic circuits.CO6-PO32Students will be able to understand construction of latches and flip flops.CO6-PO113Analyse the clocked sequential circuits and perform state reduction and assignments.	CO4-FO2	2	response and gain bandwidth product.		
CO4-PO11 1 Students will be able to understand the operation, V-I characteristics of JFET. CO4-PSO1 2 Students will be able to understand the operation, V-I characteristics of MOSFFET. CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO4-PO3	2	Understand the operation of emitter follower.		
CO4-PO11 1 Students will be able to understand the operation, V-I characteristics of JFET. CO4-PSO1 2 Students will be able to understand the operation, V-I characteristics of MOSFFET. CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO4 PO10	2	Explain the operation of RC coupled two cascaded CE and		
CO4-PSO1 2 Students will be able to understand the operation, V-I characteristics of MOSFFET. CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO1 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO4-PO10	2	multistage CE amplifiers.		
CO4-PSO1 2 Students will be able to understand the operation, V-I characteristics of MOSFFET. CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO1 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO4 PO11	1	Students will be able to understand the operation, V-I		
CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO4-PO11	1			
CO5-PO1 3 Students will be able to understand the operation of low frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	COA DSO1	2	Students will be able to understand the operation, V-I		
frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO11 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO4-F3O1	2	characteristics of MOSFFET.		
frequency CS and CD amplifiers. CO5-PO2 2 Students will be able to understand the arithmetic operations carried by digital systems. CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO11 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO5 DO1	2	Students will be able to understand the operation of low		
CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO3-PO1	3			
CO5-PO3 3 Students will be able to understand the OR, AND, NOT, EX-OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO5 DO2	2	Students will be able to understand the arithmetic operations		
OR, NAND and NOR DTL gates and modified DTL gates. CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO3-PO2	2			
CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO5 DO2	2	Students will be able to understand the OR, AND, NOT, EX-		
CO5-PO9 1 Students will be able to understand the design and analysis of combinational logic circuits. CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO1 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO3-PO3	3	OR, NAND and NOR DTL gates and modified DTL gates.		
CO5-PO11 3 Students will be able to analyze the design of decoders, encoders and multiplexers. CO5-PSO2 1 Students will be able to understand the EX-OR function. CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO11 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO5 DO0	1	Students will be able to understand the design and analysis of		
cos-Poll students will be able to understand the EX-OR function. Co6-Pol 3 To design functions using universal gates. Co6-Pol 2 Students will be able to understand the design and analysis of sequential logic circuits. Co6-Pol 2 Students will be able to understand construction of latches and flip flops. Co6-Pol 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO3-PO9	1			
cos-Poll students will be able to understand the EX-OR function. Co6-Pol 3 To design functions using universal gates. Co6-Pol 2 Students will be able to understand the design and analysis of sequential logic circuits. Co6-Pol 2 Students will be able to understand construction of latches and flip flops. Co6-Pol 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO5 DO11	2	Students will be able to analyze the design of decoders,		
CO6-PO1 3 To design functions using universal gates. CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO11 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO3-PO11	3	encoders and multiplexers.		
CO6-PO2 2 Students will be able to understand the design and analysis of sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO11 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO5-PSO2	1	Students will be able to understand the EX-OR function.		
CO6-PO3 2 sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO11 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO6-PO1	3	To design functions using universal gates.		
CO6-PO3 2 sequential logic circuits. CO6-PO3 2 Students will be able to understand construction of latches and flip flops. CO6-PO11 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO(DO)	2	Students will be able to understand the design and analysis of		
CO6-PO3 2 flip flops. CO6-PO11 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO6-PO2	2			
CO6-PO11 3 Analyse the clocked sequential circuits and perform state reduction and assignments.	CO6 DO2	2	Students will be able to understand construction of latches and		
reduction and assignments.	CO6-PO3	2	flip flops.		
reduction and assignments.	CO6 DO11	2	Analyse the clocked sequential circuits and perform state		
CO6-PO12 2 Students will be able to understand the concept of memory.	C00-P011	3	reduction and assignments.		
	CO6-PO12	2	Students will be able to understand the concept of memory.		

XI. QUESTION BANK (JNTUH):

UNIT - I Long Answer Questions:

S.No.	Question	Blooms	Course
		Taxonomy Level	Outcome
1.	Explain the Block Diagram Of Digital Computer.	Understand	1
2.	Define Computer Organization.	Understand	1
3.	With neat sketch explain Computer Architecture	Understand	1

T.	
	IN
1 4 P	
AND PARTIES OF THE PARTIES	BASED EDUCATION

4.	What are Instruction Codes? Explain	Evaluation	1
5.	Explain Computer Registers in Computer Organization ??	Understand	1
6.	Explain Computer Instructions in Computer Organization ? ?	Knowledge	1
7.	With neat sketch explain Instruction Cycle of Computer Organization ?	Understand	1
8.	With neat sketch explain timing and control of Computer Organization ?	Understand	1
9.	Explain input output interrupts of Computer Organization ?	Understand	1
10.	Explain control memory for micro programmed control for computer organization ?	Understand	1
11.	With neat sketch explain Address sequencing for CO	Understand	1
12.	Explain the design of Control Unit for Computer Organization	Understand	1
13.	Explain with an example Micro program control for computer organization	Understand	1

Short Answer Questions:

S.No.	Question	Blooms Taxonomy Level	Course Outcome
1.	Define Computer Organization?	Remember	1
2.	Define Digital Computer ?	Understand	1
3.	Explain Computer Architecture?	Understand	1
4.	What are instruction codes?Explain	Comprehension	1
5.	Explain Computer Registers ?	Comprehension	1
6.	Explain Computer instructions ?	Remember	1
7.	Define Instruction ?	Knowledge	1
8.	Define Instruction Cycle ?	Remember	1
9.	Define Memory Reference Instructions ?	Remember	1
10.	Define Interrupt ?	Remember	1
12.	Define memory ?	Remember	1
12.	Explain Control Memory of Computer Organization ?	Remember	1



13.	Define Address sequencing?	Knowledge	1
15.	Define control unit ?	Remember	1

UNIT - II Long Answer Questions:

S.No.	Question	Blooms	Course
		Taxonomy Level	Outcome
1.	Draw the block diagram of 8086 microprocessor and explain?	Understand	2
2.	List the addressing modes of 8086?give examples	Remember	2
3.	What is the processing element inside the microprocessor? What process it does?	Remember	2
4.	What are the signals involved in memory bank selection of 8086 microprocessor	Comprehension	2
5.	Explian Bus generation operation in 8086	Evaluate	2
6.	How many memory locations can be addressed by 8086 microprocessor	Comprehension	2
7.	With neat sketch explain Register organization of 8086?	Understand	2
8.	Explain Physical memory organization of 8086 ?	Understand	2
9.	Explain with neat sketch I/O addressing of 8086?	Understand	2
10.	Explain Special Processor Activities in 8086?	Understand	2
11.	Explian Instruction set of 8086 ?.	Remember	2
12.	Explain Assembler Directives in 8086 ?	Understand	2
13.	Explain Machine language instruction format in 8086	Remember	2
14.	State the modes in which 8086 operates.	Remember	2
15.	What is the purpose of flag register in 8086? Explain the different bits of flag register in 8086	Analyze	2
16.	Explain the different string manipulation operations of 8086 with a example each ?	Analyze	2

Short Answer Questions:

S.No.	Question	Blooms	Course
		Taxonomy Level	Outcome
1.	What are Macros ?	Remember	2
2.	Define Instruction ?	Remember	2

3.	What is interrupt service routine	Understand	2
4.	What is the maximum memory size that can be addressed by 8086?	Remember	2
5.	What is the function of the signal in 8086	Comprehension	2
6.	What are the predefined interrupts in 8086?	Understand	2
7.	What are the different flag available in status register of 8086?	Knowledge	2
8.	List the various addressing modes present in 8086?	Comprehension	2
9.	How single stepping can be done in 8086	Remember	2
10.	State the significance of LOCK signal in 8086?	Remember	2
11.	What are the functions of bus interface unit (BIU) in 8086?	Remember	2
12.	What is the clock frequency of 8086?	Knowledge	2
13.	What are the two modes of operations present in 8086	Remember	2
14.	What is the purpose of segment registers in 8086?	Remember	2
15.	What is assembler?	Knowledge	2
16.	What is loader?	Remember	2
17.	What are the schemes for establishing priority in order to resolve bus arbitration problem?	Knowledge	2

UNIT - III Long Answer Questions:

	nswer Questions.	DI	
S.No.	Question	Blooms	Course
		Taxonomy Level	Outcome
1.	Write the ALP to add two 16bit numbers?	Understand	3
2.	Write an ALP to move 10 blocks of data from one memory to another	Understand	3
3.	With neat sketch explain stack structure of 8086?	Understand	3
4.	Explain interrupts of 8086 in detail ?	Understand	3
5.	Draw the small-signal model of common source FET amplifier.	Understand	3
6.	Explain Timing diagram of 8086 ?	Understand	3
7.	Explain Interrupt Service Routine of 8086 ?	Understand	3
8.	Explain Interrupt Cycle of 8086?	Understand	
9.	Explain Macros in 8086 ?	Understand	



Short Answer Questions:

	o Timbilio T Quebezonio		
S.No.	Question	Blooms	Course
		Taxonomy Level	Outcome
1.	What does ADC instruction does ?	Understand	2
2.	What is the function of ASSUME directive in 8086?	Understand	2
3.	What is the function of ASSUME directive in 8086?	Understand	2
4.	What is the function of DD directive in 8086?	Understand	2
5.	Write an ALP to Add two 8bit numbers?	Analyze	3
6.	Mention Significance of 'O' flag ?	Evaluation	3
7.	Mention Significance of 'T' flag ?	Knowledge	3
8.	What does signal INTL does in 8086	Knowledge	3

UNIT - IV

Long Answer Questions:

	nswei Questions.	1	1
S.No.	Question	Blooms	Course
		Taxonomy Level	Outcome
1.	Explain addition computer arithmetic Algorithm?	Understand	5
2.	Explain subtraction computer arithmetic Algorithm?	Understand	5
3.	Explain Multiplication computer arithmetic Algorithm?	Understand	5
4.	Explain Floating Point Arithmetic Operations in 8086?	Understand	5
5.	Explain Asynchronous data transfer in 8086?	Understand	5
6.	Explain modes of transfer in 8086?	Understand	5
7.	Explain priority interrupt of 8086?	Understand	5
8.	Explain Direct Memory Access(DMA) for 8086?	Understand	5
9.	Explain 8086 Input Output Processor (IOP)?	Understand	5
10.	Explain Intel 8089 IOP ?	Understand	5

Short Answer Questions:

DHOLUT	inswei Questions.		
S.No.	Question	Blooms Taxonomy	Course
		Level	Outcome
1.	Define peripheral device ?	Knowledge	5
2.	Define synchronous data transfer ?	Understand	5
3.	Define asynchronous data transfer ?	Knowledge	5
4.	Define interrupt ?	Understand	5



5.	Define Priority interrupt ?	Understand	5
6.	Define IOP ?	Understand	5
7.	What is function of Intel 8089 IOP?	Understand	5

UNIT - V Long Answer Questions:

S.No.	Question	Blooms Taxonomy	Course
		Level	Outcome
1.	Explain Memory Organization of 8086 in detail?	Understand	5
2.	Explain Memory hierarchy of 8086 Microprocessor?	Understand	5
3.	Explain Main memory of 8086 Microprocessor?	Understand	5
4.	Explain Auxiliary memory of 8086 Microprocessor?	Knowledge	5
5.	Explain Associate memory of 8086 Microprocessor?	Understand	5
6.	With neat sketch explain Cache Memory of 8086 Microprocessor?	Understand	5
7.	Explain pipelining ?	Understand	5
8.	Explain Instruction pipeline in detail ?	Understand	5
9.	Explain RISC pipeline in detail ?	Understand	5
10.	Explain Vector Processing in 8086 ?	Understand	5
11.	Explain array processor in detail ?	Understand	5

Short Answer Ouestions:

SHOLL	Answer Questions:		
S.No.	Question	Blooms	Course
		Taxonomy Level	Outcome
1.	Define Memory ?	Apply	5
2.	Define Memory Hierarchy ?	Understand	5
3.	Define Main Memory ?	Apply	5
4.	Define Auxiliary Memory ?	Knowledge	5
5.	Define Associate Memory ?	Knowledge	5
6.	Define Cache Memory ?	Understand	5
7.	What is need of Cache Memory ?	Understand	5
8.	Define Pipelining ?	Apply	5
9.	Define Arithmetic Pipelining ?	Understand	5
10.	What do you mean by Instruction pipelining?	Understand	5
11.	What is RISC pipelining ?	Understand	5



OBJECTIVE QUESTIONS:

UNIT-I

- 1. A collection of lines that connects several devices is called:
- a. peripheral connection wires
- b. bus
- c. Both a and b
- d. Internal wires The cut in voltage (or knee voltage) of a silicon diode is
- 2. A complete microcomputer system consist of
 - a. microprocessor
 - b. memory
 - c. peripheral equipment
 - d. all of the above The resistance of a diode is equal to
- 3. PC Program Counter is also called
 - a. instruction pointer
 - b. memory pointer
 - c. file pointer
 - d. data counter
- 4. ______ is used to choose between incrementing the PC or performing ALU operations
 - a. Conditional codes
 - b. Multiplexer
 - c. Control unit
 - d. None of these When forward biased, a diode
- 5. The ultimate goal of a compiler is to
 - a. Reduce the clock cycles for a programming task.
 - b. Reduce the size of the object code.
 - c. Be versatile.
 - d. Be able to detect even the smallest of errors
- 6. The decoded instruction is stored in
 - a. PC
 - b. MDR
 - c. Registers
 - d. IR
- 7. CPU does not perform the operation:
 - a. data transfer
 - b. logic operation
 - c. arithmetic operation
 - d. all of the above
- 8. The access time of memory is the time required for performing any single CPU operation
 - a. Shorter than
 - b. Negligible than
 - c. Same as
 - d. Longer than
- 9. A microprogram written as string of 0's and 1's is a
- (a) symbolic microinstruction



- (b) binary microinstruction
- (c) binary micro-program
- (d) None of TheseA tunnel- diode is
- 10. Data transfer between the main memory and the CPU register takes place through two registers namely
- (a) MAR and Accumulator
- (b) general purpose register and MDR
- (c) accumulator and program counter
- (d) MAR and MDR
- 11. The register that keeps track of the instructions in the program stored in memory is:
- (a) Control register
- (b) Program Counter
- (c) Status register
- (d) Direct register
- 12. The communication between central system and the outside environment is done by
- (a) Control system
- (b) Logic system
- (c) Memory system
- (d) I/O subsystemA
- 13. CISC stands for
- (a) Compound Instruction Set Computers
- (b) Common Instruction Set Computers
- (c) Complex Instruction Set Computers
- (d) Complex Instruction Set Compilers
- 14. During the execution of a program which gets initialized first _____?
- (a) IR
- (b) PC
- (c) MAR
- (d) None of These
- 15. The registers, ALU and the interconnection between them are collectively called as:
- (a) Data path
- (b) information path
- (c) Process route
- (d) Information trail
- 16. In LED, light is emitted because
- (a) Recombination of charge carriers takes place
- (b) Diode gets heated up
- (c) Light falling on the diode gets amplified
- (d) Light gets reflected due to lens action.
- 17. GaAs, LEDs emit radiation in the
- (a) Ultraviolet region (b) violet blue green range of the visible region
- (c) Visible region
- (d) infra-red region

UNIT-II

1 The instruction that is used to transfer the data from source operand to destination operand is



	(a) data copy (b) branch instruction (c) arithmetic / logic instruction (d) string instruction
	2 Which of the following is not a data copy/transfer instruction?
	(a) MOV (b) PUSH
	(c) DAS (d)POP
	3 The instructions that involve various string manipulation operations are
	a. branch instructions
	b. flag manipulation instructions.
	c. shift and rotate instructions
	d. string instructions
	4 Which of the following instruction is not valid?
	(a) MOV AX, BX (b) MOV DS, 5000H (c) MOV AX, 5000H (d) PUSH AX
	5In PUSH instruction, after each execution of the instruction, the stack pointer is
	(e) incremented by 1
	(f) decremented by 1
	(g) incremented by 2
	(h) decremented by 2
	6The instruction that pushes the contents of the specified register/memory location on to the
	stack
	(a) PUSHF (b) POPF (c) PUSH (d) POP
	7In In POP instruction, after each execution of the instruction, the stack pointer is
	a. incremented by 1
	b. decremented by 1
	c. incremented by 2
	d. decremented by 2
	8A microprocessor is a chip integrating all the functions of a CPU of a computer
	(a) Single (b) Multiple (c) Double (d) Triple
	(a) Single (b) Multiple (c) Double (d) Triple
_	9 The intel 8086 microprocessor is a processor
	4 bit
	8 bit
_	16bit
n.	12bit
	10 In 8086 microprocessor, the address bus is bit wide
(a)	101.4 (1) 101.4 (2) 161.4 (3)
` ′	12bit (b) 10bit (c) 16bit (d)
	The SF is called as []
	Service Flag (b) Single Flag (c) Sign Flag (d) Condition Flag
	The SP is indicated by []
	single pointer (b) stack pointer(c) source pointer (d)destination pointer
13.	processor is first introduced by the Intel in 1971.[
	a) 8080 b) 4004
	b) 4004
	c) 8008
1 1	d) 8085
14.	A 16-bits address bus can generateaddresses.
	a) 32767 b) 25652



		SOURCE TO SOUR MANUAL SOURCE S
	c) 65536	
	d) None of the mentioned	
15	The register of 8086 are bits in size.	
13.	a) 8	
	b) 12	
	c) 16	
	d) 20	
16	Which of the following registers are not available in 8086 microprocessor?	
10.	a) General data register	
	b) Segment registers	
	c) Pointer and Index register	
	d) All of the mentioned	
17	. Which of the following is a 16-bit register?	
1/.	a) AL	
	b) AX	
	c) AH	
	d) All of the mentioned	
18.	register is used as a default counter in case of string and loop instructions.	
10.	a) AX	
	b) BX	
	c) CX	
	d) DX	
19.	The number of address and data lines of 8086	
	a) 8 and 8	
	b) 16 and 16	
	c) 20 and 16	
	d) 16 and 20	
20.	is the most important segment and it contains the actual assembly langua	age instructions to be
	executed by the microprocessor.	
	a) Data segment	
	b) Code segment	
	c) Stack segment	
	d) Extra segment	
	UNIT-III	
	1. In 8086 the overflow flag is set when	
	a) The sum is more than 16 bit	
	b) Carry and sign flags are set	
	c) Signed numbers go out of their range after an arithmetic operation	
	d) During subtraction	
	2. Direction flag is used with	
	a) String instructions	
	b) Stack Instructions	
	c) Arithmetic Instructions	
	d) Branch Instructions	1
	3. If flag is set; the processor enters the single step execution	n mode.
	(a) Direction (b)Trap	
	(c) Interrupt d) Zero	



4.	If segment address = 1005 H, offset address = 5555 H, then the physical address is			
	a) 655A H			
	b) 155A5 H			
	c) 4550 H			
	d) 5655			
	the size of the segment is 64 kb, what will be the starting and ending off set addresses of it			
,	000H to 7FFFH			
	000H to FFFFH			
,	000H to FFFFH			
d) 00000H to FFFFFH				
6. When one segment starts before the end of another segment then we call them as				
-	on-overlapping segments			
	verlapping segments			
,	tack area			
,	one of these			
	ne work of EU is			
	B. decoding C. processing D. calculations			
	ne 16 bit flag of 8086 microprocessor is responsible to indicate			
A. the condition of result of ALU operation B. the condition of memory				
C. the result of addition D. the result of subtraction				
	e CF is known as			
A.	carry flag B. condition flag C. common flag D. single flag			
1.0				
	NC destination increments the content of destination by			
A	B. 2 C. 30 D. 41			
	MUL source is a signed			
	nultiplication B. addition C. subtraction D. division			
11destination inverts each bit of destination				
	NOT B. NOR C. AND D. NAND			
12. The JS is called as				
	mp the signed bit B. jump single bit			
	imp simple bit D. jump single bit			
13. Instruction providing both segment base and offset address are called				
A.b	elow type			
T T N T				
	T-IV			
1.	The microprocessor determines whether the specified condition exists or not by testing the			
A.	carry flag B. conditional flag C. common flag D. sign flag			
2				
	2. The LES copies to words from memory to register and			
A.				
3. The translates a byte from one code to another code				
A. XLAT B. XCHNG C. POP D. PUSH				
4.	Thecontains an offset instead of actual address			
A.	SP B. IP C. ES D. SS			



5. The 8086 fetches instruc	tion one after another	from of memory	
A.code segment	B. IP C. ES	D. SS	
6. The BIU contains FIFO register of size 6 bytes called			
A.queue	B. stack C. segment	D. register	
7.Theis req	aired to synchronize	the internal operands in the processor	
CLK Signal			
A.UR Signal	B. Vcc	C. AIE D. Ground	
8. The pin of minimum mode			
A.16 bit B. 20 bit C. 32 bit D. 4 bit			
9. The pin of minimum mode	AD0- AD15 has	data bus	
A. 4 bit B. 20 bit	C. 16 bit D. 32 bit		
10is used to write into men	ory		
A.RD B. WR	C. RD D. CLK		
11. The functions of Pins from	n 24 to 31 depend on	the mode in which is operating A. 8085	
B. 8086	C. 80835	D. 80845	
12. The RD, WR, M/IO is the	heart of control for a	mode	
A.minimum B. maximum C. compatibility mode D. control mode			
13.In a minimum mode there is on the system bus			
A. single B. double C.multiple D. triple			
14.If MN/MX is low the 8086 operates in			
A. Minimum		n (A) and (B) D. medium	
15.In max mode, control bus signal So,S1 and S2 are sent out in			
A.decoded B. encoded	C. shared D. unshare	ed	
16. Which bus controller device decodes the signals to produce the control bus signal			
Ainternal B. data			
	end of interrupt service	ce program takes the execution back to the	
interrupted program			
A.forward B. return			
18. The main concerns of the	eare to c	define a flexible set of commands	
B. memory interface C. both (A) and (B)		B. peripheral interface	
19.Primary function of memory interfacing is that theshould be able to read from			
and write into register			
A.multiprocessor	B. microprocessor	C. dual Processor D. coprocessor	
UNIT-V			
1. IP Stand for			
a. Instruction pointer b. Instruction purpose c. Instruction paints d. None of these			
2. CS Stand for			
a. Code segment b. Coot segment c. Cost segment d. Counter segment			
3. DS Stand for			
a. Data segment b. Direct segment c. Declare segment d. Divide segment			
4. Which are the segment			
a. CS: Code segment b. DS: data segment c. SS: Stack segment d. ES:extra segment			
5. Which register containing the 8086/8088 flag			
a. Status register b. Stack register c. Flag register d. Stand register			
6. How many bits the instruction pointer is wide:			



- a. 16 bit b. 32 bit c. 64 bit d. 128 bit
- 7. How many type of addressing in memory
- a. Logical address b. Physical address c. Both A and B d. None of these
- 8. The size of each segment in 8086 is
 - a. 64 kb b. 24 kb c. 50 kb d. 16kb
- 9. The physical address of memory is
- a. 20 bit b. 16 bit c. 32 bit d. 64 bit
- 10. The _____ address of a memory is a 20 bit address for the 8086 microprocessor
- a. Physical b. Logical c. Both d. None of these
- 11. The pin configuration of 8086 is available in the
- a. 40 pin b. 50 pin c. 30 pin d. 20 pin
- 12. DIP stand for
- a. Deal inline package b. Dual inline package c. Direct inline package d. Digital inline package
- 13. The offset of a particular segment varies from _____
- a. 000H to FFFH b. 0000H to FFFFH c. 00H to FFH d. 00000H to FFFFFH
- 14. _____ is usually the first level of memory access by the microprocessor:
- a. Cache memory b. Data memory c. Main memory d. All of these
- 15. which is the small amount of high- speed memory used to work directly with the microprocessor
 - a. Cache b. Case c. Cost d. Coos
- 16. The cache usually gets its data from the_____ whenever the instruction or data is required by the CPU
 - a. Main memory b. Case memory c. Cache memory d. All of these
- 17. How many type of cache memory
- a. 1 b. 2 c. 3
- 18. Which is the type of cache memory
- a. Fully associative cache b. Direct-mapped cache c. Set-associative cache d. All of these
- 19. Which memory is used to holds the address of the data stored in the cache
- a. Associative memory b. Case memory c. Ordinary memory d. None of these
- 20._____ Stores the instruction currently being executed:
- a. Instruction register b. Current register c. Both a and b d. None of these
- 21. In which register instruction is decoded prepared and ultimately executed
 - a. Instruction register b. Current register c. Both a and b d. None of these
- 22. The status register is also called the____:
- a. Condition code register b. Flag register c. A and B d. None of these

XII. WEBSITES:

- 1. http://www.onsemi.com
- 2. http://www.kpsec.freeuk.com/symbol.htm
- 3. http://buildinggadgets.com/index_circuitlinks.htm
- 4. http://www.guidecircuit.com
- 5. www.mathsisfun.com/binary-number-system.html
- 6. www.allaboutcircuits.com
- 7. www.electronics-tutorials.ws

NATIONAL

- 1. Journal of 8086 processor
- 2. Journal of Programming 8086



- 3. IETE Journal of Research
- 4. Journal of Electrical Engineering and Electronic Technology
- 5. IET Computers & Digital Techniques

V. LIST OF TOPICS FOR STUDENT SEMINARS:

- 1. Digital Computers
- 2. Computer Organization
- 3. Microprocessor 8086
- 4. Architecture Of 8086
- 5. Microprocessor 8086 addressing modes
- 6. Memory organization of 8086
- 7. Cache Memory

XVII. CASE STUDIES / SMALL PROJECTS:

- 1. Simple Calculator
- 2. Notice Board
- 3. Home Automation